Skip to content

BoxLambda Documentation

LiteDRAM Registers

Initializing search

BoxLambda Documentation

About
Start Here
Full Index
Terms and Abbreviations
Requirements
Installation
Installation
The SoC
The SoC
- Top-Level
  Top-Level
- Components
  Components
- Builds
  Builds
  - BoxLambda Base
  - BoxLambda DFX (Experimental/Advanced)
- Testing
  Testing
  - The Test Bench
    The Test Bench
    
    The Test Bench
    
    The System-Level Test Bench
    
    The Component-Level Test Bench
  - Test Builds
    Test Builds
    
    Hello World
    
    DDR Test
    
    VERA Test
    
    SDSPI and FatFS Test
    
    YM2149 PSG, Audio DAC, and ST-Sound Test
    
    USB HID Keyboard and Mouse Test
    
    SPI Flash Test
    
    Timer, UART, and GPIO Interrupt Test
    
    I2C Test
    
    Real-Time Clock and Calendar Test
    
    Reset Test
    
    DFX Test
    
    Invalid Address Test
    
    Ibex Performance Test
- The Build System
  The Build System
  - The Gateware Build System
  - Building the SoC
Software
Software
- The Base Platform
  The Base Platform
  - Architecture
  - Bootstrap
    Bootstrap
    
    Bootstrap
    
    Bootloader
    
    The Linker Script
    
    Interrupts
  - C Components
    C Components
    
    About C Components
    
    Register Access Layer
    
    LiteDRAM Initialization
    
    SDSPI
    
    FatFs
    
    ST-Sound
    
    VERA HAL
    
    USB HID
    
    Flash Driver
    
    UART
    
    GPIO
    
    RISC-V
    
    I2C
    
    Real-Time Clock and Calendar
    
    DFX Controller HAL
    
    Common
  - Test C Components
    Test C Components
    
    About Test C Components
    
    Timer
    
    Interrupt Handling
    
    Embedded CLI
    
    Ymodem
    
    Memory and File System CLI
    
    Peek and Poke CLI
    
    J1B HAL
    
    VS0 HAL
  - The Software Build System
    The Software Build System
    
    The Build System
    
    Building the Software
- BoxLambda OS
  BoxLambda OS
  - Requirements
  - Architecture
  - Memory Layout
  - OS Top-Level and Boot Sequence
  - User Interface
  - Filesystem
  - Forth
    Forth
    
    The Mecrisp Forth Core
    
    The Forth-C FFI
    
    Stack Notation
    
    Forth Word List
    
    Interrupt Handling
    
    Exception Handling
    
    Interpreting
    
    Include
    
    Filesystem Stack
  - Try It Out
  - Testing
    Testing
    
    Forth Test Suite
The Directory Structure and Build Trees
Tools
Tools
Register and Memory Map
Register and Memory Map
Misc.
Misc.
- Git Workflow
- Blog

Documentation for LiteX SoC Project¶

Modules¶

Interrupt Controller

Register Groups¶

DDRCTRL
DDRPHY
SDRAM

Made with Material for MkDocs