- »
- FPGA Resource Utilization
-
FPGA Resource Utilization
Resource Utilization on Arty A7-100T
| Component |
Slice LUTS |
Slice Registers |
Block RAM Tiles |
DSPs |
| CMEM+DMEM |
1758 |
28 |
64 |
0 |
| VERA |
1705 |
867 |
40 |
0 |
| Ibex CPU |
3466 |
937 |
0 |
1 |
| RISCV-DBG |
838 |
958 |
0 |
0 |
| LiteDRAM |
2537 |
2166 |
0 |
0 |
| 2xYM2149+DAC |
887 |
867 |
1 |
2 |
| PicoRV DMA |
2522 |
1359 |
1 |
0 |
| SDSPI |
527 |
753 |
1 |
0 |
| WBI2C |
415 |
326 |
0 |
0 |
| WBUART |
454 |
359 |
0 |
0 |
| SPI Flash |
48 |
77 |
0 |
0 |
| 2xUSB HID |
694 |
988 |
1 |
0 |
| GPIO |
239 |
320 |
0 |
0 |
| WB Timer |
121 |
163 |
0 |
0 |
| Interconnect |
2846 |
2022 |
0 |
0 |
|
|
|
|
|
| Total Used |
19057 |
12190 |
108 |
3 |
| Avl. Resources |
63400 |
126800 |
135 |
240 |
| Pct. Utilization |
30% |
10% |
80% |
1% |
Resource Utilization on Arty A7-35T
| Component |
Slice LUTS |
Slice Registers |
Block RAM Tiles |
DSPs |
| CMEM+DMEM |
422 |
10 |
16 |
0 |
| VERA |
1705 |
867 |
24 |
0 |
| Ibex CPU |
3466 |
937 |
0 |
1 |
| RISCV-DBG |
838 |
958 |
0 |
0 |
| LiteDRAM |
2537 |
2166 |
0 |
0 |
| 2xYM2149+DAC |
887 |
867 |
1 |
2 |
| PicoRV DMA |
2522 |
1359 |
1 |
0 |
| SDSPI |
527 |
753 |
1 |
0 |
| WBI2C |
415 |
326 |
0 |
0 |
| WBUART |
454 |
359 |
0 |
0 |
| SPI Flash |
48 |
77 |
0 |
0 |
| 2xUSB HID |
694 |
988 |
1 |
0 |
| GPIO |
239 |
320 |
0 |
0 |
| WB Timer |
121 |
163 |
0 |
0 |
| Interconnect |
2115 |
1488 |
0 |
0 |
|
|
|
|
|
| Total Used |
16990 |
11638 |
44 |
4 |
| Avl. Resources |
20800 |
41600 |
50 |
90 |
| Pct. Utilization |
82% |
28% |
88% |
4% |