Skip to content
BoxLambda Documentation
The Software Test Bench
Initializing search
GitHub
About
Terms and Abbreviations
Installation
Gateware
Software
Build System
Register and Memory Map
Misc.
BoxLambda Documentation
GitHub
About
About
About
The Requirements
Terms and Abbreviations
Installation
Installation
Prerequisites
Peripherals (PMODs)
Installation
Gateware
Gateware
Top-Level
Top-Level
Gateware Architecture
Clocks and Reset
Interrupts
LEDs and Switches
FPGA Resource Utilization
Gateware Components
Gateware Components
BoxLambda SoC
Wishbone Interconnect
RISCV Ibex Processor
IMEM
RISCV-DBG Debug Core
LiteDRAM Memory Controller
VERA (Wishbone) Graphics
SDSPI SD Card Controller
SPI Flash Controller
Dual YM2149 PSG Sound Core
USB HID Keyboard and Mouse
UART
GPIO
Timer
I2C
RTCC
VS0
DFX Controller
Gateware Project Builds
Gateware Project Builds
BoxLambda Base
BoxLambda DFX (Experimental/Advanced)
Gateware Testing
Gateware Testing
The Gateware Test Bench
The Gateware Test Bench
The Test Bench
The System-Level Test Bench
The Component-Level Test Bench
Gateware Test Builds
Gateware Test Builds
Hello World
DDR Test
VERA Test
SDSPI and FatFS Test
YM2149 PSG, Audio DAC, and ST-Sound Test
USB HID Keyboard and Mouse Test
SPI Flash Test
Timer, UART, and GPIO Interrupt Test
I2C Test
Real-Time Clock and Calendar Test
Reset Test
DFX Test
Invalid Address Test
Ibex Performance Test
Software
Software
OS Requirements
OS Architecture
OS Build
OS Memory Layout and Boot Sequence
Forth
Forth
The Mecrisp Forth Core
The Forth-C FFI
Forth Word Glossary
Interrupt Handling
Time Handling
Bootloader
C Components
C Components
About C Components
Register Access Layer
PicoLibc and the Bootstrap Component
LiteDRAM Initialization
SDSPI
FatFs
ST-Sound
VERA Stack
USB HID
Flash Driver
UART
GPIO
RISC-V
I2C
Real-Time Clock and Calendar
DFX Controller HAL
Test C Components
Test C Components
About Test C Components
Timer
Interrupt Handling
Embedded CLI
Ymodem
Memory and File System CLI
Peek and Poke CLI
J1B HAL
VS0 HAL
Software Testing
Software Testing
The Software Test Bench
The Software Test Bench
Table of contents
Running Regression Tests
Software Test Builds
Software Test Builds
Forth Core Test
uLisp (Experimental)
Build System
Build System
The Directory Structure
The Gateware Build System
The Gateware Build System
The Gateware Build Structure
Building the Gateware
The Software Build System
The Software Build System
The Software Build Structure
Building the Software
Register and Memory Map
Register and Memory Map
Reset
UART
GPIO
MTIMER
I2C Master
USB HID 0
USB HID 1
SDSPI
SPI Flash
VERA
YM2149
DFX Controller Control Register
DFX Controller Other Registers
LiteDRAM Registers
Memory Map
Misc.
Misc.
Git Workflow
Documentation Builds
Documentation Builds
Blog
MkDocs
Table of contents
Running Regression Tests
The Test Bench
¶
Running Regression Tests
¶
See
here
.
Back to top